Introduction
Two main types of resistive switching have been identified in electroformed oxides, namely memory switching (MS) and threshold switching (TS). The difference between MS and TS is that the former is a non-volatile effect while the latter is volatile. MS phenomena are basic for Resistive Random Access Memory (RRAM) operation while TS is important in Phase Change Memories. However, TS effects have also been recently reported in NiO-based MIM structures for RRAM applications [1] [2] [3] [4] where TS was attributed to some kind of instability of the conduction filament (CF). In this work, we report experimental evidence of a new kind of TS observed for the first time in Al/HfO 2 /Si(p) MOS structures. We claim that this TS phenomenon is not due to CF instability but to the fact that the CF is narrow enough to behave as a quantum wire (QW). No structural modifications of the CF are produced during the SET and RESET transitions, and the whole TS loop can be explained in terms of the electronic properties of the CF itself.
Resistive switching and conductance quantization
Al/HfO 2 /Si(p) capacitor structures of 120 m 2 with a HfO 2 layer (10 nm) grown by Atomic Layer Deposition have been electroformed by successive negative bias voltage ramps with increasing current compliance ( Fig. 1 ) to obtain a stable TS loop under positive gate bias (Fig.2) . The TS loop is related to an S-shape negative differential resistance (NDR) which is evidenced when biasing the device with a current ramp (Fig. 3) . The TS loop appears as a hysteresis cycle as that of Fig. 2 when using a voltage ramp.
If the CF is wide enough, multiple levels can be observed in the Low-Resistance State (LRS) current branch (Fig. 4) , indicating that several 1D subbands play a role and strongly supporting the idea that the CF behaves as a QW. The basics of the QW model [5, 6] are presented in Fig.  6 and 7. Fig. 6 highlights the relation between the CF spatial constriction and the quantum confinement potential barrier. The narrower is the CF constriction, the higher is the position of the first quantum subband and consequently, the higher is the potential barrier. Fig.6 shows the band diagrams for the two branches of the TS loop: the HRS (below the barrier tunnel injection) and the LRS (above the barrier transport). Injection from the valence band (VB) of the p-type semiconductor is also a critical factor and it is considered to occur by band-to-band tunneling. This explains the existence of the two different conduction states but, the voltage bistability (S-shaped NDR) requires the existence of two field configurations [7] . These two configurations arise from the energy funneling associated to any interface between 3D and 1D quantum systems. This mismatch introduces a contact voltage drop which strongly depends on the QW current causing the appearance of two voltage spatial profiles: a low bias configuration where most of the applied voltage drops in the substrate depletion layer and a high bias configuration where a significant fraction of the voltage drops at the QW interfaces.
Positive feedback changes between these configurations explain the abrupt current transitions observed at SET and RESET. According to this QW model, the barrier height determines the value of V RESET (the holding voltage) and also strongly influences V SET . The barrier thickness modifies the low-voltage transmission and hence it impacts the HRS conduction properties. To the first order, the RESET voltage does not depend on the barrier thickness (bottleneck length) while the SET voltage significantly depends on this parameter because this transition is triggered by noise induced current fluctuations in the HRS [8] .
Conclusions
Stable TS loops are obtained by electroforming HfO 2 -based metal-insulator-semiconductor structures with a p-type substrate. The reported TS phenomenon is not related to an instability of the CF but to the conduction properties of the nanoscale filament (claimed to behave as a QW) and to current injection from a p-type semiconductor. The strongly non-linear properties of this TS phenomenon might be useful to design RRAM devices without the sneak-path problem. The abrupt current drop at the holding voltage also suggest the possible application to construct TS-based transistors with a steep subthreshold slope. 
